Optimization of Routing and Reconfiguration Overhead in Programmable Processor Array Architectures | IEEE Conference Publication | IEEE Xplore