An Area-Efficient Timing-Driven Routing Algorithm for Scalable FPGAs with Time-Multiplexed Interconnects | IEEE Conference Publication | IEEE Xplore