Pipelined Hardware Architecture for High-Speed Optical Flow Estimation Using FPGA | IEEE Conference Publication | IEEE Xplore