DPA Resistant AES on FPGA Using Partial DDL | IEEE Conference Publication | IEEE Xplore