A Model for Peak Matrix Performance on FPGAs | IEEE Conference Publication | IEEE Xplore