A Custom Precision Based Architecture for Accelerating Parallel Tempering MCMC on FPGAs without Introducing Sampling Error | IEEE Conference Publication | IEEE Xplore