Minimalist Design for Accelerating Convolutional Neural Networks for Low-End FPGA Platforms | IEEE Conference Publication | IEEE Xplore