Accelerator Design with Effective Resource Utilization for Binary Convolutional Neural Networks on an FPGA | IEEE Conference Publication | IEEE Xplore