PIR-DSP: An FPGA DSP Block Architecture for Multi-precision Deep Neural Networks | IEEE Conference Publication | IEEE Xplore