Evaluating the impact of using multiple-metal layers on the layout area of switch blocks for tile-based FPGAs in FinFET 7nm | IEEE Conference Publication | IEEE Xplore