A methodology for inserting clock-management strategies in transaction-level models of systemon- chips | IEEE Conference Publication | IEEE Xplore