A theory of high-speed clocked logic | IEEE Conference Publication | IEEE Xplore