Testing for faults in combinational cellular logic arrays | IEEE Conference Publication | IEEE Xplore