Clock Reduction in Timed Automata While Preserving Design Parameters | IEEE Conference Publication | IEEE Xplore