Acceleration of an FPGA router | IEEE Conference Publication | IEEE Xplore