On acceleration of the check tautology logic synthesis algorithm using an FPGA-based reconfigurable coprocessor | IEEE Conference Publication | IEEE Xplore