50 kHz pattern recognition on the large FPGA processor Enable++ | IEEE Conference Publication | IEEE Xplore