Design and analysis of a layer seven network processor accelerator using reconfigurable logic | IEEE Conference Publication | IEEE Xplore