Performance and area modeling of complete FPGA designs in the presence of loop transformations | IEEE Conference Publication | IEEE Xplore