A low-cost scalable pipelined reconfigurable architecture for simulation of digital circuits | IEEE Conference Publication | IEEE Xplore