A run-time reconfigurable hardware infrastructure for IP-core evaluation and test | IEEE Conference Publication | IEEE Xplore