FPGA implementation of an area-time efficient FIR filter core using a self-clocked approach | IEEE Conference Publication | IEEE Xplore