Optimization of start-up time and quiescent power consumption of FPGAs | IEEE Conference Publication | IEEE Xplore