FPGA Performance Optimization Via Chipwise Placement Considering Process Variations | IEEE Conference Publication | IEEE Xplore