A Congestion Driven Placement Algorithm for FPGA Synthesis | IEEE Conference Publication | IEEE Xplore