A Novel Partial Bitstream Merging Methodology Accelerating Xilinx Virtex-II FPGA Based RP System Setup | IEEE Conference Publication | IEEE Xplore