Architecture and CAD for FPGA Clock Networks | IEEE Conference Publication | IEEE Xplore