A Design Flow to Map Parallel Applications onto FPGAs | IEEE Conference Publication | IEEE Xplore