Loading [MathJax]/extensions/MathMenu.js
NOC architecture design for multi-cluster chips | IEEE Conference Publication | IEEE Xplore

NOC architecture design for multi-cluster chips


Abstract:

For the next generation of multi-core processors, the on-chip interconnection networks must be efficient to achieve high data throughput and performance. Moreover, these ...Show More

Abstract:

For the next generation of multi-core processors, the on-chip interconnection networks must be efficient to achieve high data throughput and performance. Moreover, these interconnections must be flexible and scalable in order to provide parallel on-demand computing. For this reason, the goal of this paper is to present design decisions of a multi-cluster NoC (MCNoC) architecture in order to support collective communication patterns through topology reconfiguration on an FPGA-based multi-cluster chip. The MCNoCpsilas results show a small area occupation, low power consumption and high performance.
Date of Conference: 08-10 September 2008
Date Added to IEEE Xplore: 23 September 2008
ISBN Information:

ISSN Information:

Conference Location: Heidelberg, Germany

Contact IEEE to Subscribe

References

References is not available for this document.