Combining data reuse exploitationwith data-level parallelization for FPGA targeted hardware compilation: A geometric programming framework | IEEE Conference Publication | IEEE Xplore