A technique for minimizing power during FPGA placement | IEEE Conference Publication | IEEE Xplore