Power reduction techniques for Dynamically Reconfigurable Processor Arrays | IEEE Conference Publication | IEEE Xplore