Generation of partial FPGA configurations at run-time | IEEE Conference Publication | IEEE Xplore