An FPGA-based implementation of the MINRES algorithm | IEEE Conference Publication | IEEE Xplore