Area optimization of bit parallel finite field multipliers with fast carry logic on FPGAS | IEEE Conference Publication | IEEE Xplore