Modeling post-techmapping and post-clustering FPGA circuit depth | IEEE Conference Publication | IEEE Xplore