Automatic generation of FPGA hardware accelerators using a domain specific language | IEEE Conference Publication | IEEE Xplore