Using Hard Macros to Reduce FPGA Compilation Time | IEEE Conference Publication | IEEE Xplore