Hierarchical and Multiple-Clock Domain High-Level Synthesis for Low-Power Design on FPGA | IEEE Conference Publication | IEEE Xplore