An FPGA Solver for SAT-Encoded Formal Verification Problems | IEEE Conference Publication | IEEE Xplore