High-level linear projection circuit design optimization framework for FPGAs under over-clocking | IEEE Conference Publication | IEEE Xplore