Correctly rounded floating-point division for DSP-enabled FPGAs | IEEE Conference Publication | IEEE Xplore