FPGA-based design and implementation of a multi-GBPS LDPC decoder | IEEE Conference Publication | IEEE Xplore