Optimizing packet lookup in time and space on FPGA | IEEE Conference Publication | IEEE Xplore