An efficient hardware architecture of the optimised SIFT descriptor generation | IEEE Conference Publication | IEEE Xplore