Loading [MathJax]/extensions/MathZoom.js
A hardware security scheme for RRAM-based FPGA | IEEE Conference Publication | IEEE Xplore

A hardware security scheme for RRAM-based FPGA


Abstract:

To enhance the system integrity of FPGA-based embedded systems on hardware design, we propose a hardware security scheme for nonvolatile resistive random access memory (R...Show More

Abstract:

To enhance the system integrity of FPGA-based embedded systems on hardware design, we propose a hardware security scheme for nonvolatile resistive random access memory (RRAM) based FPGA, in which internal block RAM (BRAMs) are used for configuration and temporary data storage. The proposed scheme loads obfuscated configurations into nonvolatile BRAMs to protect design data from physical attacks and utilizes Chip DNA to enable logic function.
Date of Conference: 02-04 September 2013
Date Added to IEEE Xplore: 24 October 2013
Electronic ISBN:978-1-4799-0004-6

ISSN Information:

Conference Location: Porto, Portugal

Contact IEEE to Subscribe

References

References is not available for this document.