Towards bounded error recovery time in FPGA-based TMR circuits using dynamic partial reconfiguration | IEEE Conference Publication | IEEE Xplore