FPGA acceleration of SAT/Max-SAT solving using variable-way cache | IEEE Conference Publication | IEEE Xplore