Automatic high-level synthesis of multi-threaded hardware accelerators | IEEE Conference Publication | IEEE Xplore