High-level synthesis-based design methodology for Dynamic Power-Gated FPGAs | IEEE Conference Publication | IEEE Xplore